职位详情
silicon validation of new processors. Processor 1, electrical test and debug engineer. In this role, this senior level engineer will be part of a highly technical team that develops test plans, executes bring-up & feature enable, & debugs electrical issues in the memory sub-system of new processors.
THE PERSON:
The person needs to be well self-motivated for deliveries and innovation, strong technical background on DDR interface, also with good communication skills.
KEY RESPONSIBILITIES:
·Provides DDR technical leadership in the development of new test & validation features.Closely interacts with silicon design(DRAM controller and memory Phy) in test execution & debug, as well as in feature definition for future product generation
·Writes comprehensive electrical & functional test plans for the memory validation of processors.Executes electrical & functional test plans for AMD processors using hardware & software validation tools, oscilloscopes,&logic analyzers.
.Debug of electrical & functional issues of the memory sub-system of new processors
·Provides detailed input into the platform definition & review of platform designs used in the silicon validation of new processors.
REQUIRED EXPERIENCE:
.Requires experience and demonstrated technical expertise in the development & execution of platform level electrical & functional test plans. DDR5(4)/LPDDR5(4) Memory test experience on electronic components such as uProcessors would be considered a big plus.
.Requires extensive hands-on experience and demonstrated technical expertise in the debug of I/O interfaces such as DDR
●Familiar with DDR signal measurement, reading schematics and layout documentation.Requires good written and oral communication skills.·Familiar with Python, Ruby,Perl language.
THE PERSON:
The person needs to be well self-motivated for deliveries and innovation, strong technical background on DDR interface, also with good communication skills.
KEY RESPONSIBILITIES:
·Provides DDR technical leadership in the development of new test & validation features.Closely interacts with silicon design(DRAM controller and memory Phy) in test execution & debug, as well as in feature definition for future product generation
·Writes comprehensive electrical & functional test plans for the memory validation of processors.Executes electrical & functional test plans for AMD processors using hardware & software validation tools, oscilloscopes,&logic analyzers.
.Debug of electrical & functional issues of the memory sub-system of new processors
·Provides detailed input into the platform definition & review of platform designs used in the silicon validation of new processors.
REQUIRED EXPERIENCE:
.Requires experience and demonstrated technical expertise in the development & execution of platform level electrical & functional test plans. DDR5(4)/LPDDR5(4) Memory test experience on electronic components such as uProcessors would be considered a big plus.
.Requires extensive hands-on experience and demonstrated technical expertise in the debug of I/O interfaces such as DDR
●Familiar with DDR signal measurement, reading schematics and layout documentation.Requires good written and oral communication skills.·Familiar with Python, Ruby,Perl language.
2026-03-05 15:17
IP属地:上海
职位福利
本科3-5年

上海怡瑞人力资源咨询有限公司


鱼泡安全保障
如遇到办证收费、刷单、传销、诱导买车等违规行为,请立即向鱼泡直聘投诉举报投诉举报 >








